

UNIVERSIDAD DE CASTILLA - LA MANCHA

GUÍA DOCENTE

1. General information

Course: VLSI DESIGN				Code: 42373			
Type: ELECTIVE				ECTS credits: 6			
Degree: 407 - DEGREE PROGRAMME IN COMPUTER SCIENCE ENGINEERING				Academic year: 2020-21			
Cente	er: 108 - SCHOOL OF COMPUTER SCIEI	EAL	Group(s): 20				
Yea	ar: 4		Duration: C2				
Main language: Spanish				Second language: English			
Use of additior language			English Friendly: Y				
Web sit	e: https://campusvirtual.uclm.es		Bilingual: N				
Lecturer: JESUS S	SALIDO TERCERO - Group(s): 20						
Building/Office	Department	Phone number	Email	Office hours			
Fermín Caballero/2.18	INGENIERÍA ELÉCTRICA, ELECTRÓNICA, AUTOMÁTICA Y COMUNICACIONES	3745	jesus.salido@uclm.es	Available at: https://esi.uclm.es/categories/profesorado-y- tutorias			

2. Pre-Requisites

To take this course it is advisable to have completed the Basic Training modules (Module I) and the module common to the Computing Branch (Module II).

This subject supports and complements the competences and knowledge acquired in the subjects:

Computer Technology, Computer Structure, Design of Microprocessor-based Systems, and Embedded Systems

3. Justification in the curriculum, relation to other subjects and to the profession

This subject is integrated into the Complementary Training Optional Module.

4. Degree competend	ces achieved in this course
Course competences	
Code	Description
IC01	Ability to design and build digital systems, including computers, based on microprocessors and communication systems.
INS01	Analysis, synthesis, and assessment skills.
INS04	Problem solving skills by the application of engineering techniques.
PER04	Interpersonal relationship skills.
SIS01	Critical thinking.
SIS03	Autonomous learning.
SIS05	Creativity.
UCLM03	Accurate speaking and writing skills.

5. Objectives or Learning Outcomes

Course learning outcomes

Description

Knowledge and experience in the use of the characteristics of the development platforms for mobile systems and an ability to design applications and services on them.

Ability to design specific-purpose hardware from a functional description of the system, respecting the imposed performance and cost requirements. An understanding of how technology has evolved in engineering and particularly in computers, such that it will allow the interpretation and analysis of future innovations.

Additional outcomes

Be able to apply a methodology of digital circuit design from description and simulation to final implementation. Be able to develop embedded systems using programmable logic using the VHDL hardware description language.

6. Units / Contents

Unit 1: Introduction to logic cicuits.

Unit 2: Implementation technology.

Unit 3: Optimized implementation of logic functions.

Unit 4: Number rerpresentation and arithmetic circuits.

Unit 5: Building blocks for combinational circuits.

Unit 6: Flip-flops, registers and counters.

Unit 7: Syncronous Sequential Circuits.

7. Activities, Units/Modules and M	<i>l</i> ethodology							
Training Activity	Methodology	thodology (only degrees before RD 822/2021)		Hours	As	Com	Description	
Class Attendance (theory) [ON- SITE]	Lectures	IC01	0.72	18	N	-	Presentations by the teacher at class (LEC)	
Individual tutoring sessions [ON- SITE]		IC01 PER04 SIS01	0.18	4.5	N		Individual or small group tutoring in the teacher's office, class or laboratory (TUT)	
Study and Exam Preparation [OFF- SITE]	Self-study	IC01 INS01 INS04 SIS01 SIS03 UCLM03	2.1	52.5	N	-	Individual Study (STU)	
Other off-site activity [OFF-SITE]	Practical or hands-on activities	IC01 INS01 INS04 PER04 SIS01 SIS03 SIS05 UCLM03	0.6	15	N		Laboratory Practice Preparation (LAB-P)	
Problem solving and/or case studies [ON-SITE]	Problem solving and exercises	IC01 INS01 INS04 SIS01 SIS05 UCLM03	0.6	15	Y	N	Solving exercises by the teacher and students (EXE)	
Writing of reports or projects [OFF- SITE]	Self-study	IC01 INS01 INS04 SIS01 SIS03 SIS05 UCLM03	0.9	22.5	Y	N	Writing a report on a topic proposed by the teacher (REP)	
Laboratory practice or sessions [ON-SITE]	Practical or hands-on activities	IC01 INS01 INS04 PER04 SIS01 SIS05 UCLM03	0.6	15	Y	v v	Completion of the programmed practices in the laboratory (LAB)	
Final test [ON-SITE]	hal test [ON-SITE] Assessment tests IC01 INS01 INS04 SIS01 SIS05		0.3	7.5	Y		Completion of a final exam of the entire syllabus of the subject (EXA)	
Total:								
Total credits of in-class work: 2.4					Total class time hours: 60			
Total credits of out of class work: 3.6							Total hours of out of class work: 90	

As: Assessable training activity

Com: Training activity of compulsory overcoming (It will be essential to overcome both continuous and non-continuous assessment).

8. Evaluation criteria and Grading System							
Evaluation System	Continuous assessment	Non- continuous evaluation*	Description				
Final test	50.00%	50.00%	Compulsory and recoverable activity to be carried out on the scheduled date for the final examination of the ordinary call.				
Theoretical papers assessment	15.00%	15.00%	Non-compulsory and recoverable activity to be carried out before the end of the teaching period.				
Laboratory sessions	25.00%	25.00%	Compulsory and recoverable activity to be carried out on the scheduled date for the final examination of the ordinary call.				
Assessment of active participation	10.00% 10.00%		Non-compulsory and recoverable activity. To be carried out in the theory / laboratory sessions for students of the continuous modality. Non-continuous students will be evaluated for this activity through an alternative system in the ordinary exam.				
Total:	100.00%	100.00%					

According to art. 4 of the UCLM Student Evaluation Regulations, it must be provided to students who cannot regularly attend face-to-face training activities the passing of the subject, having the right (art. 12.2) to be globally graded, in 2 annual calls per subject, an ordinary and an extraordinary one (evaluating 100% of the competences).

Evaluation criteria for the final exam:

Continuous assessment:

In compulsory activities, a minimum mark of 40% is required in order to pass that activity and

have the possibility to therefore pass the entire subject. The evaluation of the activities will be global and therefore must be quantified by means of a single mark. If the activity consists of several sections, each section may be evaluated separately provided students are informed in writing of this evaluation criterion at the beginning of the academic year. In the case of the activities that may be retaken (i.e., rescheduling), an alternative activity or test will be offered in the resit/retake exam call (convocatoria extraordinaria).

The final exam will be common for all the theory/laboratory groups of the subject and will be

evaluated by the lecturers of the subject in a serial way, i.e., each part of the final exam will be evaluated by the same lecturer for all the students. A student is considered to pass the subject if she/he obtains a minimum of 50 points out of 100, taking into account the points obtained in all the evaluable activities, and also has passed all the compulsory activities.

The failure of a student to attend the final exam will automatically result in her/him receiving a "Failure to attend; (no presentado). If the student has not passed any compulsory evaluation activity, the maximum final grade will be 40%.

Non-continuous evaluation:

Students who are unable to attend training activities on a regular basis may apply at the beginning of the semester for the non-continuous assessment mode. Similarly, if a student who is undergoing continuous assessment incurs any circumstance that prevents her/him from regularly attending the classroom-based training activities, she/he may renounce the accumulated mark in continuous assessment and apply for the non-continuous assessment mode. In this case, a notification by the student must be given before the date scheduled for the tests in the ordinary call, in accordance with a deadline that will be informed at the beginning of the semester.

Students who take the non-continuous assessment mode will be globally graded, in 2 annual calls per subject, an ordinary and an extraordinary one (evaluating 100% of the competences), through the assessment systems indicated in the column "Non-continuous assessment".

In the "non-continuous assessment" mode, it is not compulsory to keep the mark obtained by the student in the activities or tests (progress test or partial test)

taken in the continuous assessment mode. Specifications for the resit/retake exam:

Evaluation tests will be conducted for all recoverable activities.

For students who do not pass the subject in the final exam call (convocatoria ordinaria), the

marks of activities already passed will be conserved for the resit/retake exam call (convocatoria extraordinaria). Each of the non-recoverable activities assessments will be conserved for the resit/retake exam call even if it has not been passed. In the case of the passed recoverable activities, the student will have the opportunity to receive an alternative evaluation of those activities in the resit/retake exam call and, in that case, the final grade of the activity will correspond to the latter grade obtained.

The mark of the passed activities in any call, except for the final exam, will be conserved for the subsequent academic year at the request of the student, provided that mark is equal or greater than 50% and that the activities and evaluation criteria of the subject remain unchanged prior to the beginning of that academic year.

Specifications for the second resit / retake exam:

Same characteristics as the resit/retake exam call.

9. Assignments, course calendar and important dates

Not related to the syllabus/contents

Hours

hours General comments about the planning: The subject is taught in 3 x 1,5 hour sessions per week.

Thomas L, FloydDigital fundamentals : a system approach.Pearson Educación978-0-13-293395-7Only for deeper knowledge on logic systems fundamentals de te Solo consultas de te básicos de sistemas digitales.Pearson Educación978-0-13-293395-7Only for deeper systems fundamentals de te systems fundamentals de te básicos de sistemas digitales.IntelCuartus Prime Introduction Using VHDL DesignsIntel2016básicos de sistemas digitales.Stephen E. Brown y Z. VranesicFundamentos de Lógica Digital con Diseño VHDL 2ª Ed.McGraw-Hill970-10-5609-42006Teoría y problemas.Stephen E. Brown and Zvonko VranesicFundamentals of Digital Lógic with VHDL Design 3'rd. ed.McGraw-Hill978-007-126880-62009Theory and exerciseBrock J. LaMeresIntroduction to Logic Circuits & Logic Design Using VHDL, 2nd.Springer978-3-030-12488-52019Theory and exerciseBrock J. LaMeresIntroduction to Logic Circuits & Logic Design Using VHDL, 2nd.Springer978-3-030-12488-52019combinational align indicana dism including binary representations, and sim including bin	Author(s)	Title/Link	Publishing house	Citv	ISBN	Year	Description
Thomas L. Floyd Hundamentos de Sistemas Digitales. Pearson Educación 978-84-9035-300-4 2016 básicos de sistemas digitales. Intel Quartus Prime Introduction Using VHDL Designs Intel 2017 Lab manual. Stephen E. Brown y Z. Vranesic Con Diseño VHDL 2ª Ed. mcGraw-Hill 970-10-5609-4 2006 Teoría y problemas. Terasic - Altera DE0-Nano User manual ntbps://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=1398No=593&PartNo=4 Lab manual. Stephen E. Brown and Zvonko Vranesic Fundamentals of Digital Logic with VHDL Design 3rd. ed. McGraw-Hill 978-007-126880-6 2009 Theory and exercise lower-level loundati void by providing a comprehensive, bot up coverage of digit systems. The book t with a description of lower-level loundati void by providing a comprehensive, bot up coverage of digit systems. The book t with a description of lower-level loundati void by providing a comprehensive, bot up coverage of digit systems. The book t with a description of lower-level indrware interfacing, and simg hardware theory is 1 Brock J. LaMeres Introduction to Logic Circuits & Logic Design Using VHDL, 2nd. Springer 978-3-030-12488-5 2019 combinational logic design. Only after a lowed revel introduced. The VHL language introduced. The VHL	Thomas L. Floyd	• ·	Pearson		978-0-13-293395-7	2013	
Intel VHDL Designs Intel 2017 Lab manual. Stephen E. Brown y Z. Vranesic Fundamentos de Lógica Digital con Diseño VHDL 2ª Ed. McGraw-Hill 970-10-5609-4 2006 Teoría y problemas. Terasic - Altera DE0-Nano User manual Terasic 2013 Lab manual. https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=139&No=593&PartNo=4 Stephen E. Brown and Zvonko Fundamentals of Digital Logic with VHDL Design 3rd. ed. McGraw-Hill 978-007-126880-6 2009 Theory and exercise VHDL Design 3rd. ed. VHDL Design 3rd. ed. This book addressee lower-level foundatii void by providing a comprehensive, bot up coverage of digit systems. The book to with a description of lower-level hardwar including binary representations, gat level implementation interfacing, and simplementation interfacing, and simplementation interfacing advected. The VHE introduction the Sec in the underlying hardware theory is 1 Brock J. LaMeres Logic Design Using VHDL, 2nd. Springer 978-3-030-12488-5 2019 combinational logic desigin, Ohy datre a foundat	Thomas L. Floyd				978-84-9035-300-4	2016	Sólo consultas de temas básicos de sistemas digitales.
Stephen E. Brown y Z. Vranesic con Diseño VHDL 2* Ed. McGraw-Hill 970-10-5609-4 2006 Teora y problemas. Terasic - Altera DE0-Nano User manual Terasic 2013 Lab manual. https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=139&No=593&PartNo=4 Stephen E. Brown and Zvonko Fundamentals of Digital Logic with VHDL Design 3rd. ed. McGraw-Hill 978-007-126880-6 2009 Theory and exercise lower-level foundati void by providing a comprehensive, bot up coverage of digits systems. The book t with a description of lower-level hardware including binary representations, gat level implementation interfacing, and simp combinational logic Circuits & Brock J. LaMeres Logic Design Using VHDL, 2nd. Springer 978-3-030-12488-5 2019 comprehensive, bot with a description of lower-level hardware theory is the underlying hard	Intel	6	Intel			2017	Lab manual.
https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=139&N0=593&PartNo=4 Stephen E. Brown and Zvonko Vranesic Fundamentals of Digital Logic with VHDL Design 3rd. ed. McGraw-Hill 978-007-126880-6 2009 Theory and exercise lower-level foundati void by providing a comprehensive, bot Brock J. LaMeres Introduction to Logic Circuits & Logic Design Using VHDL, 2nd. Springer 978-3-030-12488-5 2019 combinational logic design. Only after a foundation has beer in the underlying hardware theory is t	Stephen E. Brown y Z. Vranesic	0 0	McGraw-Hill		970-10-5609-4	2006	Teoría y problemas.
Stephen E. Brown and Zvonko Vranesic Fundamentals of Digital Logic with VHDL Design 3rd. ed. 978-007-126880-6 2009 Theory and exercise This book addresses lower-level foundatii void by providing a comprehensive, bot up coverage of digit systems. The book to with a description of lower-level hardwar including binary Brock J. LaMeres Logic Design Using VHDL, 2nd. Springer 978-3-030-12488-5 2019 combinational logic design. Only after a foundation has beer in the underlying hardware theory is t VHDL anguage	Ferasic - Altera	DE0-Nano User manual	Terasic			2013	Lab manual.
Vranesic VHDL Design 3rd. ed. This book addresses lower-level foundati- void by providing a comprehensive, bot up coverage of digit systems. The book b with a description of lower-level hardwar including binary representations, gat level implementation interfacing, and simp Ed. Brock J. LaMeres Logic Design Using VHDL, 2nd. Springer 978-3-030-12488-5 2019 combinational logic design. Only after a foundation has beer in the underlying hardware theory ist VHDL language introduced. The VHU		https://www.terasic.com.tw/cgi-bin/	page/archive.pl?	Languag	e=English&CategoryNo=	139&No=5	93&PartNo=4
Introduction to Logic Circuits & Interfacing, and simplementation including VHDL, 2nd. Springer 978-3-030-12488-5 2019 combinational logic Ed. Ed. Introduction to Logic Circuits & Interfacing, and simplementation interfacing, and simplementation design. Only after a foundation has beer in the underlying hardware theory is ti VHDL language introduced. The VHI introduction gives on basic concepts of th language in order to model, simulate, and	1	5 C	McGraw-Hill		978-007-126880-6	2009	Theory and exercises.
logic. https://doi.org/10.1007/978-3-030-12489-2	Brock J. LaMeres	Logic Design Using VHDL, 2nd.	Springer		978-3-030-12488-5	2019	lower-level foundational void by providing a comprehensive, bottom up coverage of digital systems. The book begi with a description of lower-level hardware including binary representations, gate- level implementation, interfacing, and simple combinational logic design. Only after a foundation has been lai in the underlying hardware theory is the VHDL language introduced. The VHDL introduced of the language in order to model, simulate, and synthesize combination